Sciweavers

3600 search results - page 437 / 720
» The settling-time reducibility ordering
Sort
View
IOLTS
2006
IEEE
103views Hardware» more  IOLTS 2006»
16 years 24 days ago
Designing Robust Checkers in the Presence of Massive Timing Errors
So far, performance and reliability of circuits have been determined by worst-case characterization of silicon and environmental noise. As new deep sub-micron technologies exacerb...
Frederic Worm, Patrick Thiran, Paolo Ienne
IPPS
2006
IEEE
16 years 24 days ago
An experimental study of optimizing bioinformatics applications
As bioinformatics is an emerging application of high performance computing, this paper first evaluates the memory performance of several representative bioinformatics application...
Guangming Tan, Lin Xu, Shengzhong Feng, Ninghui Su...
ISCAS
2006
IEEE
113views Hardware» more  ISCAS 2006»
16 years 24 days ago
High speed routing lookup IC design for IPv6
— With the growth of Internet users and services, the IP address has been exhausted. In order to solve this problem, the short term solution was presented, i.e., CIDR (Classless ...
Yuan-Sun Chu, Hui-Kai Su, Po-Feng Lin, Ming-Jen Ch...
ISM
2006
IEEE
143views Multimedia» more  ISM 2006»
16 years 24 days ago
Perceptually Enhanced Multimedia Processing, Visualization and Transmission
Data reduction has long been a method for adaptation to limited computational and network resources. But one major concern is the tradeoff between preserving visual quality and re...
Irene Cheng, Randy Goebel
LCN
2006
IEEE
16 years 24 days ago
Flexible Flow Aggregation for Adaptive Network Monitoring
Network monitoring is a major building block for many domains in communication networks. Besides typical accounting mechanisms and the emerging area of charging in next generation...
Falko Dressler, Gerhard Münz