Sciweavers

3600 search results - page 390 / 720
» The settling-time reducibility ordering
Sort
View
ICCD
2005
IEEE
110views Hardware» more  ICCD 2005»
16 years 3 months ago
Implementing Caches in a 3D Technology for High Performance Processors
3D integration is an emergent technology that has the potential to greatly increase device density while simultaneously providing faster on-chip communication. 3D fabrication invo...
Kiran Puttaswamy, Gabriel H. Loh
ICCD
2003
IEEE
107views Hardware» more  ICCD 2003»
16 years 3 months ago
Improving Branch Prediction Accuracy in Embedded Processors in the Presence of Context Switches
Embedded processors like Intel’s XScale use dynamic branch prediction to improve performance. Due to the presence of context switches, the accuracy of these predictors is reduce...
Sudeep Pasricha, Alexander V. Veidenbaum
ICCD
2002
IEEE
132views Hardware» more  ICCD 2002»
16 years 3 months ago
Applying Decay Strategies to Branch Predictors for Leakage Energy Savings
With technology advancing toward deep submicron, leakage energy is of increasing concern, especially for large onchip array structures such as caches and branch predictors. Recent...
Zhigang Hu, Philo Juang, Kevin Skadron, Douglas W....
ICCAD
2008
IEEE
153views Hardware» more  ICCAD 2008»
16 years 3 months ago
Breaking the simulation barrier: SRAM evaluation through norm minimization
— With process variation becoming a growing concern in deep submicron technologies, the ability to efficiently obtain an accurate estimate of failure probability of SRAM compone...
Lara Dolecek, Masood Qazi, Devavrat Shah, Anantha ...
ICCAD
2007
IEEE
101views Hardware» more  ICCAD 2007»
16 years 3 months ago
Analog placement with common centroid constraints
— In order to reduce parasitic mismatch in analog circuits, some groups of devices are required to share a common centroid while being placed. Devices are split into smaller ones...
Qiang Ma, Evangeline F. Y. Young, K. P. Pun