Sciweavers

3600 search results - page 386 / 720
» The settling-time reducibility ordering
Sort
View
CHI
2005
ACM
16 years 7 months ago
Summary thumbnails: readable overviews for small screen web browsers
In order to display web pages designed for desktop-sized monitors, some small-screen web browsers provide singlecolumn or thumbnail views. Both have limitations. Singlecolumn view...
Heidi Lam, Patrick Baudisch
VLSID
2002
IEEE
127views VLSI» more  VLSID 2002»
16 years 7 months ago
Switching Activity Estimation of Large Circuits using Multiple Bayesian Networks
Switching activity estimation is a crucial step in estimating dynamic power consumption in CMOS circuits. In [1], we proposed a new switching probability model based on Bayesian N...
Sanjukta Bhanja, N. Ranganathan
VLSID
2002
IEEE
132views VLSI» more  VLSID 2002»
16 years 7 months ago
VLSI Architecture for a Flexible Motion Estimation with Parameters
If motion estimation can choose the most suitable algorithm according to the changing characteristics of input image signals, we can get benefits, which improve quality and perfor...
Jinku Choi, Nozomu Togawa, Masao Yanagisawa, Tatsu...
VLSID
2002
IEEE
172views VLSI» more  VLSID 2002»
16 years 7 months ago
Improvement of ASIC Design Processes
With device counts on modern-day ASICs crossing the 10 million mark, careful planning of an ASIC design project is necessary to meet time deadlines. Two problems arise in this con...
Vineet Sahula, C. P. Ravikumar, D. Nagchoudhuri
VLSID
2002
IEEE
124views VLSI» more  VLSID 2002»
16 years 7 months ago
Efficient Approximate Balanced Truncation of General Large-Scale RLC Systems via Krylov Methods
We present an efficient implementation of an approximate balanced truncation model reduction technique for general large-scale RLC systems, described by a statespace model where t...
Q. Su, Venkataramanan Balakrishnan, Cheng-Kok Koh