Sciweavers

3600 search results - page 269 / 720
» The settling-time reducibility ordering
Sort
View
ITC
2000
IEEE
123views Hardware» more  ITC 2000»
15 years 11 months ago
Combinational logic synthesis for diversity in duplex systems
We describe logic synthesis techniques for designing diverse implementations of combinational logic circuits in order to maximize the data integrity of diverse duplex systems in t...
Subhasish Mitra, Edward J. McCluskey
VL
2000
IEEE
148views Visual Languages» more  VL 2000»
15 years 11 months ago
Projections in Venn-Euler Diagrams
Venn diagrams and Euler circles have long been used to express constraints on sets and their relationships with other sets. However, these notations can get very cluttered when we...
Joseph Gil, John Howse, Stuart Kent, John Taylor
189
Voted
WECWIS
2000
IEEE
94views ECommerce» more  WECWIS 2000»
15 years 11 months ago
E-Representative: A Scalability Scheme for E-Commerce
In order to meet the quality of service demanded by a growing number of online customers, e-commerce services need to use scalability techniques. This paper introduces the concept...
Wagner Meira Jr., Daniel A. Menascé, Virgil...
SIGECOM
2000
ACM
121views ECommerce» more  SIGECOM 2000»
15 years 11 months ago
Immunizing online reputation reporting systems against unfair ratings and discriminatory behavior
Reputation reporting systems have emerged as an important risk management mechanism in online trading communities. However, the predictive value of these systems can be compromise...
Chrysanthos Dellarocas
SIGMETRICS
1999
ACM
130views Hardware» more  SIGMETRICS 1999»
15 years 11 months ago
Address Trace Compression Through Loop Detection and Reduction
ded Abstract This paper introduces a new technique for compressing memory address traces. The technique relies on the simple observation that most programs spend their time execut...
E. N. Elnozahy