3600 search results - page 230 / 720 » The settling-time reducibility ordering |
184
click to vote
DAC
2004
ACM
16 years 7 months ago
2004
ACM
Logic duplication, a commonly used synthesis technique to remove trapped inverters in reconvergent paths of Domino circuits, incurs high area and power penalties. In this paper, w...
155
click to vote
ICML
2009
IEEE
16 years 7 months ago
2009
IEEE
Similarity measures in many real applications generate indefinite similarity matrices. In this paper, we consider the problem of classification based on such indefinite similariti...
171
click to vote
ICML
2007
IEEE
16 years 7 months ago
2007
IEEE
We study the problem of learning kernel machines transductively for structured output variables. Transductive learning can be reduced to combinatorial optimization problems over a...
149
click to vote
ICML
2008
IEEE
16 years 7 months ago
2008
IEEE
Point processes are difficult to analyze because they provide only a sparse and noisy observation of the intensity function driving the process. Gaussian Processes offer an attrac...
196
click to vote
ICML
2005
IEEE
16 years 7 months ago
2005
IEEE
This paper explores the issue of recognizing, generalizing and reproducing arbitrary gestures. We aim at extracting a representation that encapsulates only the key aspects of the ...