Sciweavers

3600 search results - page 223 / 720
» The settling-time reducibility ordering
Sort
View
ET
2010
113views more  ET 2010»
15 years 3 months ago
Calibration and Test Time Reduction Techniques for Digitally-Calibrated Designs: an ADC Case Study
Modern mixed-signal/RF circuits with a digital calibration capability could achieve significant performance improvement through calibration. However, the calibration process often ...
Hsiu-Ming Chang, Kuan-Yu Lin, Kwang-Ting (Tim) Che...
FAST
2011
14 years 10 months ago
CAFTL: A Content-Aware Flash Translation Layer Enhancing the Lifespan of Flash Memory based Solid State Drives
Although Flash Memory based Solid State Drive (SSD) exhibits high performance and low power consumption, a critical concern is its limited lifespan along with the associated relia...
Feng Chen, Tian Luo, Xiaodong Zhang
CODES
2011
IEEE
14 years 6 months ago
Adaptive resource management for simultaneous multitasking in mixed-grained reconfigurable multi-core processors
We propose a novel scheme for run-time management of mixedgrained reconfigurable fabric for the purpose of simultaneous multi-tasking in multi-core reconfigurable processors. Trad...
Waheed Ahmed, Muhammad Shafique, Lars Bauer, J&oum...
DAC
2011
ACM
14 years 6 months ago
Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect
Variations in delay caused by within-die and die-to-die process variations and SOI history effect increase timing margins and reduce performance. In order to develop mitigation te...
Jim Aarestad, Charles Lamech, Jim Plusquellic, Dhr...
ICCV
2009
IEEE
1611views Computer Vision» more  ICCV 2009»
16 years 11 months ago
Packing bag-of-features
One of the main limitations of image search based on bag-of-features is the memory usage per image. Only a few million images can be handled on a single machine in rea- sonable ...
Herve Jegou, Matthijs Douze, Cordelia Schmid