Sciweavers

3600 search results - page 148 / 720
» The settling-time reducibility ordering
Sort
View
ISQED
2010
IEEE
227views Hardware» more  ISQED 2010»
16 years 1 months ago
Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks
Leakage power has grown significantly and is a major challenge in SoC design. Among SoC's components, clock distribution network power accounts for a large portion of chip po...
Houman Homayoun, Shahin Golshan, Eli Bozorgzadeh, ...
ICFCA
2009
Springer
16 years 1 months ago
Yet a Faster Algorithm for Building the Hasse Diagram of a Concept Lattice
Formal concept analysis (FCA) is increasingly applied to data mining problems, essentially as a formal framework for mining reduced representations (bases) of target pattern famili...
Jaume Baixeries, Laszlo Szathmary, Petko Valtchev,...
IROS
2008
IEEE
100views Robotics» more  IROS 2008»
16 years 25 days ago
Overcoming sensor noise for low-tolerance autonomous assembly
Abstract— The capability to assemble structures is fundamental to the use of robotics in precursor missions in orbit and on planetary surfaces. We have performed autonomous assem...
Brennan Sellner, Frederik W. Heger, Laura M. Hiatt...
ICC
2007
IEEE
107views Communications» more  ICC 2007»
16 years 22 days ago
MLSE for DSTBC-OFDM Detection with Channel Estimation by Blind Linear Prediction and Subcarriers Interpolation
— This paper proposes low-complexity blind detection for orthogonal frequency division multiplexing (OFDM) systems with the differential space-time block code (DSTBC) under time-...
Seree Wanichpakdeedecha, Kazuhiko Fukawa, Hiroshi ...
ICC
2007
IEEE
16 years 22 days ago
Low-Complexity, Low-Memory EMS Algorithm for Non-Binary LDPC Codes
— In this paper, we propose a new implementation of the EMS decoder for non binary LDPC codes presented in [7]. A particularity of the new algorithm is that it takes into account...
Adrian Voicila, David Declercq, François Ve...