Sciweavers

3192 search results - page 408 / 639
» The minimum latency problem
Sort
View
ICS
2009
Tsinghua U.
16 years 1 months ago
Computer generation of fast fourier transforms for the cell broadband engine
The Cell BE is a multicore processor with eight vector accelerators (called SPEs) that implement explicit cache management through direct memory access engines. While the Cell has...
Srinivas Chellappa, Franz Franchetti, Markus P&uum...
DATE
2009
IEEE
133views Hardware» more  DATE 2009»
16 years 1 months ago
Energy efficient multiprocessor task scheduling under input-dependent variation
— In this paper, we propose a novel, energy aware scheduling algorithm for applications running on DVS-enabled multiprocessor systems, which exploits variation in execution times...
Jason Cong, Karthik Gururaj
DATE
2009
IEEE
113views Hardware» more  DATE 2009»
16 years 1 months ago
Scalable compile-time scheduler for multi-core architectures
As the number of cores continues to grow in both digital signal and general purpose processors, tools which perform automatic scheduling from model-based designs are of increasing...
Maxime Pelcat, Pierrick Menuet, Slaheddine Aridhi,...
DSN
2009
IEEE
16 years 1 months ago
Data management mechanisms for embedded system gateways
It is becoming increasingly common to connect traditional embedded system networks to the Internet for remote monitoring, high-level control and integration. It is necessary to pr...
Justin Ray, Philip Koopman
MUE
2009
IEEE
144views Multimedia» more  MUE 2009»
16 years 1 months ago
Maxtream: Stabilizing P2P Streaming by Active Prediction of Behavior Patterns
In theory, peer-to-peer (P2P) based streaming designs and simulations provide a promising alternative to serverbased streaming systems both in cost and scalability. In practice ho...
Shay Horovitz, Danny Dolev