Sciweavers

2605 search results - page 42 / 521
» The many levels of CSCL
Sort
View
CJ
2006
84views more  CJ 2006»
15 years 6 months ago
Instruction Level Parallelism through Microthreading - A Scalable Approach to Chip Multiprocessors
Most microprocessor chips today use an out-of-order instruction execution mechanism. This mechanism allows superscalar processors to extract reasonably high levels of instruction ...
Kostas Bousias, Nabil Hasasneh, Chris R. Jesshope
MANSCI
2008
116views more  MANSCI 2008»
15 years 6 months ago
Call Center Outsourcing: Coordinating Staffing Level and Service Quality
In this paper, we study the contracting issues in an outsourcing supply chain consisting of a user company and a call center that does outsourcing work for the user company. We mo...
Z. Justin Ren, Yong-Pin Zhou
DFG
2009
Springer
16 years 23 days ago
Group-Level Analysis and Visualization of Social Networks
Social network analysis investigates the structure of relations amongst social actors. A general approach to detect patterns of interaction and to filter out irregularities is to ...
Michael Baur, Ulrik Brandes, Jürgen Lerner, D...
C3S2E
2009
ACM
16 years 21 days ago
CPU, SMP and GPU implementations of Nohalo level 1, a fast co-convex antialiasing image resampler
This article introduces Nohalo level 1 (“Nohalo”), the simplest member of a family of image resamplers which straighten diagonal interfaces without adding noticeable nonlinear...
Nicolas Robidoux, Minglun Gong, John Cupitt, Adam ...
CODES
2005
IEEE
15 years 11 months ago
Improving superword level parallelism support in modern compilers
Multimedia vector instruction sets are becoming ubiquitous in most of the embedded systems used for multimedia, networking and communications. However, current compiler technology...
Christian Tenllado, Luis Piñuel, Manuel Pri...