2605 search results - page 425 / 521 » The many levels of CSCL |
155
click to vote
ICCD
2006
IEEE
16 years 3 months ago
2006
IEEE
— As silicon CMOS devices are scaled down into the nanoscale regime, new challenges at both the device and system level are arising. While some of these challenges will be overco...
154
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
Although many recent advances have been made in hardware synthesis techniques from software programming languages such as C, the performance of synthesized hardware commonly suffe...
162
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
137
click to vote
ICCAD
2005
IEEE
16 years 3 months ago
2005
IEEE
The increasing variability of process parameters leads to substantial parametric yield losses due to timing and leakage power constraints. Leakage power is especially affected by ...
158
click to vote
ICCAD
2004
IEEE
16 years 3 months ago
2004
IEEE
Crosstalk noise has become an important issue as technology scales down for timing and signal integrity closure. Existing works to fix crosstalk noise are mostly done at the rout...