2605 search results - page 35 / 521 » The many levels of CSCL |
179
click to vote
ISCA
1998
IEEE
15 years 10 months ago
1998
IEEE
Pipeline flushes due to branch mispredictions is one of the most serious problems facing the designer of a deeply pipelined, superscalar processor. Many branch predictors have bee...
166
click to vote
DAC
1997
ACM
15 years 10 months ago
1997
ACM
A modeling approach is presented that captures the dependence of the power dissipation of a combinational logic circuit on its input output signal switching activity. The resulting...
153
click to vote
HPCA
1996
IEEE
15 years 10 months ago
1996
IEEE
Traditional DMA requires the operating system to perform many tasks to initiate a transfer, with overhead on the order of hundreds or thousands of CPU instructions. This paper des...
162
click to vote
CGI
2004
IEEE
15 years 10 months ago
2004
IEEE
In this paper we articulate a new modeling paradigm for both local and global editing on complicated point set surfaces of arbitrary topology. In essence, the proposed technique l...
168
click to vote
MICRO
1995
IEEE
15 years 9 months ago
1995
IEEE
Accurate instruction fetch and branch prediction is increasingly important on today’s wide-issue architectures. Fetch prediction is the process of determining the next instructi...