Sciweavers

2605 search results - page 316 / 521
» The many levels of CSCL
Sort
View
ICCAD
2007
IEEE
165views Hardware» more  ICCAD 2007»
15 years 10 months ago
Automated refinement checking of concurrent systems
Stepwise refinement is at the core of many approaches to synthesis and optimization of hardware and software systems. For instance, it can be used to build a synthesis approach for...
Sudipta Kundu, Sorin Lerner, Rajesh Gupta
GLVLSI
2009
IEEE
113views VLSI» more  GLVLSI 2009»
15 years 10 months ago
Reducing parity generation latency through input value aware circuits
1 Soft errors caused by cosmic particles and radiation emitted by the packaging are an important problem in contemporary microprocessors. Parity bits are used to detect single bit ...
Yusuf Osmanlioglu, Y. Onur Koçberber, Oguz ...
APSEC
2004
IEEE
15 years 10 months ago
Quality Improvements by Integrating Development Processes
Software is an increasing and important part of many products and systems. Software, hardware, and system level components have been developed and produced following separate proc...
Annita Persson Dahlqvist, Ivica Crnkovic, Ulf Askl...
ANNPR
2006
Springer
15 years 10 months ago
Hierarchical Neural Networks Utilising Dempster-Shafer Evidence Theory
Abstract. Hierarchical neural networks show many benefits when employed for classification problems even when only simple methods analogous to decision trees are used to retrieve t...
Rebecca Fay, Friedhelm Schwenker, Christian Thiel,...
CCGRID
2004
IEEE
15 years 10 months ago
Lambda scheduling algorithm for file transfers on high-speed optical circuits
1 Scheduling resources on Grids is a well-known problem. The extension of Grids to LambdaGrids requires scheduling of lambdas, i.e., end-to-end high-speed circuits. In this paper, ...
Hua Lee, Malathi Veeraraghavan, Hojun Li, Edwin K....