2605 search results - page 216 / 521 » The many levels of CSCL |
161
click to vote
IPPS
2000
IEEE
15 years 11 months ago
2000
IEEE
Only a handful of fundamental mechanisms for synchronizing the access of concurrent threads to shared memory are widely implemented and used. These include locks, condition variab...
191
click to vote
ISCA
2000
IEEE
15 years 11 months ago
2000
IEEE
For many applications, branch mispredictions and cache misses limit a processor’s performance to a level well below its peak instruction throughput. A small fraction of static i...
135
click to vote
HICSS
1998
IEEE
15 years 11 months ago
1998
IEEE
Deregulated wholesale markets for bulk electricity supplies are likely to deviate from the perfectly competitive ideal in many areas where transmission losses, costs and capacity ...
149
click to vote
SPAA
1998
ACM
15 years 11 months ago
1998
ACM
Sparse LU factorization with partial pivoting is important for many scienti c applications and delivering high performance for this problem is di cult on distributed memory machin...
203
click to vote
APCSAC
2007
IEEE
15 years 10 months ago
2007
IEEE
Many years of CMOS technology scaling have resulted in increased power densities and higher core temperatures. Power and temperature concerns are now considered to be a primary cha...