Sciweavers

2605 search results - page 159 / 521
» The many levels of CSCL
Sort
View
HICSS
2009
IEEE
177views Biometrics» more  HICSS 2009»
16 years 1 months ago
Intelligent Alarm Processing: From Data Intensive to Information Rich
The requirement for power system operators to respond more efficiently to the stressed power system conditions that may create large number of alarms asks fort advanced alarm proc...
Mladen Kezunovic, Yufan Guan
AFRICACRYPT
2009
Springer
16 years 1 months ago
Unifying Zero-Knowledge Proofs of Knowledge
Abstract. We present a simple zero-knowledge proof of knowledge protocol of which many protocols in the literature are instantiations. These include Schnorr’s protocol for provin...
Ueli M. Maurer
DATE
2009
IEEE
101views Hardware» more  DATE 2009»
16 years 1 months ago
A monitor interconnect and support subsystem for multicore processors
Abstract— In many current SoCs, the architectural interface to onchip monitors is ad hoc and inefficient. In this paper, a new architectural approach which advocates the use of a...
Sailaja Madduri, Ramakrishna Vadlamani, Wayne Burl...
DATE
2009
IEEE
129views Hardware» more  DATE 2009»
16 years 1 months ago
Exploring parallelizations of applications for MPSoC platforms using MPA
—This paper presents a tool for exploring different parallelization options for an application. It can be used to quickly find a high-quality match between an application and a ...
Rogier Baert, Erik Brockmeyer, Sven Wuytack, Thoma...
FCCM
2009
IEEE
190views VLSI» more  FCCM 2009»
16 years 1 months ago
Optical Flow on the Ambric Massively Parallel Processor Array (MPPA)
The Ambric Massively Parallel Processor Array (MPPA) is a device that contains 336 32-bit RISC processors and is appropriate for embedded systems due to its relatively small physi...
Brad L. Hutchings, Brent E. Nelson, Stephen West, ...