Sciweavers

2605 search results - page 110 / 521
» The many levels of CSCL
Sort
View
DAC
1996
ACM
15 years 10 months ago
Innovative Verification Strategy Reduces Design Cycle Time for High-End Sparc Processor
Superscalar processor developers are creatively leveraging best-in-class design verification tools to meet narrow market windows. Accelerated simulation is especially useful owing...
Val Popescu, Bill McNamara
DAWAK
2007
Springer
15 years 10 months ago
A UML Profile for Representing Business Object States in a Data Warehouse
Data Warehouse (DWH) systems allow to analyze business objects relevant to an enterprise organization (e.g., orders or customers). Analysts are interested in the states of these bu...
Veronika Stefanov, Beate List
ERCIMDL
2006
Springer
113views Education» more  ERCIMDL 2006»
15 years 10 months ago
Representing Aggregate Works in the Digital Library
This paper studies the challenge of representing aggregate works such as encyclopaedia, collected poems and journals in digital libraries. Reflecting on materials used by humanitie...
George Buchanan, Jeremy Gow, Ann Blandford, Jon Ri...
EUROSSC
2006
Springer
15 years 10 months ago
A Simulation Study of Integrated Service Discovery
The research in the field of service discovery in mobile ad-hoc networks is characterised by a lack of quantitative research. Many ideas have been put forward but few have been tes...
Gertjan P. Halkes, Aline Baggio, Koen Langendoen
FPL
1995
Springer
129views Hardware» more  FPL 1995»
15 years 10 months ago
An Assessment of the Suitability of FPGA-Based Systems for Use in Digital Signal Processing
Abstract. FPGAs have been proposed as high-performance alternatives to DSP processors. This paper quantitatively compares FPGA performance against DSP processors and ASICs using ac...
Russell J. Petersen, Brad L. Hutchings