Sciweavers

2642 search results - page 440 / 529
» The development of Chez Scheme
Sort
View
MICRO
2002
IEEE
97views Hardware» more  MICRO 2002»
15 years 11 months ago
Three extensions to register integration
Register integration (or just integration) is a register renaming discipline that implements instruction reuse via physical register sharing. Initially developed to perform squash...
Vlad Petric, Anne Bracy, Amir Roth
SIGMETRICS
2010
ACM
187views Hardware» more  SIGMETRICS 2010»
15 years 11 months ago
Can multipath mitigate power law delays?: effects of parallelism on tail performance
—Parallelism has often been used to improve the reliability and efficiency of a variety of different engineering systems. In this paper, we quantify the efficiency of paralleli...
Jian Tan, Wei Wei, Bo Jiang, Ness Shroff, Donald F...
LSSC
2001
Springer
15 years 11 months ago
Parallel Implementation of a Large-Scale 3-D Air Pollution Model
Abstract. Air pollution models can efficiently be used in different environmental studies. The atmosphere is the most dynamic component of the environment, where the pollutants ca...
Tzvetan Ostromsky, Zahari Zlatev
DCC
2000
IEEE
15 years 10 months ago
Summary Structures for Frequency Queries on Large Transaction Sets
As large-scale databases become commonplace, there has been signi cant interest in mining them for commercial purposes. One of the basic tasks that underlies many of these mining ...
Dow-Yung Yang, Akshay Johar, Ananth Grama, Wojciec...
IPCCC
1999
IEEE
15 years 10 months ago
Accurately modeling speculative instruction fetching in trace-driven simulation
Performance evaluation of modern, highly speculative, out-of-order microprocessors and the corresponding production of detailed, valid, accurate results have become serious challe...
R. Bhargava, L. K. John, F. Matus