Sciweavers

2642 search results - page 256 / 529
» The development of Chez Scheme
Sort
View
CF
2008
ACM
15 years 8 months ago
Multi-terabit ip lookup using parallel bidirectional pipelines
To meet growing terabit link rates, highly parallel and scalable architectures are needed for IP lookup engines in next generation routers. This paper proposes an SRAM-based multi...
Weirong Jiang, Viktor K. Prasanna
ASPDAC
2005
ACM
81views Hardware» more  ASPDAC 2005»
15 years 8 months ago
Power estimation starategies for a low-power security processor
In this paper, we present the power estimation methodologies for the development of a low-power security processor that contains significant amount of logic and memory. For the lo...
Yen-Fong Lee, Shi-Yu Huang, Sheng-Yu Hsu, I-Ling C...
ASPDAC
2005
ACM
103views Hardware» more  ASPDAC 2005»
15 years 8 months ago
MAIA: a framework for networks on chip generation and verification
- The increasing complexity of SoCs makes networks on chip (NoC) a promising substitute for busses and dedicated wires interconnection schemes. However, new tools need to be develo...
Luciano Ost, Aline Mello, José Palma, Ferna...
DAC
2005
ACM
15 years 8 months ago
Spatially distributed 3D circuit models
Spatially distributed 3D circuit models are extracted with a segmentto-segment BEM (Boundary Element Method) algorithm for both capacitance and inverse inductance couplings rather...
Michael W. Beattie, Hui Zheng, Anirudh Devgan, Byr...
ACMIDC
2010
15 years 8 months ago
A collaborative approach to the design and evaluation of an interactive learning tool for children with special educational need
We have developed an educational software tool (Aprendiendo) to reinforce the learning process of children with special educational needs. This tool makes use of a variety of inte...
Beatriz López-Mencía, David Dí...