Sciweavers

13101 search results - page 218 / 2621
» The design and implementation of microdrivers
Sort
View
DATE
2008
IEEE
115views Hardware» more  DATE 2008»
16 years 1 months ago
Synthesizing Synchronous Elastic Flow Networks
This paper describes an implementation language and synthesis system for automatically generating latency insensitive synchronous digital designs. These designs decouple behaviora...
Greg Hoover, Forrest Brewer
DAC
2007
ACM
16 years 7 months ago
Synchronous Elastic Circuits with Early Evaluation and Token Counterflow
A protocol for latency-insensitive design with early evaluation is presented. The protocol is based on a symmetric view of the system in which tokens carrying information move in ...
Jordi Cortadella, Michael Kishinevsky
DAC
2005
ACM
15 years 8 months ago
Modular domain-specific implementation and exploration framework for embedded software platforms
This paper focuses on designing network processing software for embedded processors. Our design flow CRACC represents an efficient path to implementation based on a modular applic...
Christian Sauer, Matthias Gries, Sören Sonnta...
ENTCS
2006
113views more  ENTCS 2006»
15 years 6 months ago
The Role of Back-Pressure in Implementing Latency-Insensitive Systems
Back-pressure is a logical mechanism to control the flow of information on a communication channel of a latency-insensitive system (LIS) while guaranteeing that no packet is lost....
Luca P. Carloni
ATAL
2010
Springer
15 years 7 months ago
Internal implementation
We introduce a constrained mechanism design setting called internal implementation, in which the mechanism designer is explicitly modeled as a player in the game of interest. This...
Ashton Anderson, Yoav Shoham, Alon Altman