338 search results - page 25 / 68 » The design and implementation of formal monitoring technique... |
144
click to vote
FMCAD
2009
Springer
16 years 22 days ago
2009
Springer
—Given an erroneous design, functional verification returns an error trace exhibiting a mismatch between the specification and the implementation of a design. Automated design ...
142
click to vote
TLDI
2003
ACM
15 years 11 months ago
2003
ACM
We describe a design pattern for writing programs that traverse data structures built from rich mutually-recursive data types. Such programs often have a great deal of “boilerpl...
158
click to vote
DATE
2005
IEEE
15 years 11 months ago
2005
IEEE
On-chip buses are typically designed to meet performance constraints at worst-case conditions, including process corner, temperature, IR-drop, and neighboring net switching patter...
239
click to vote
SBMF
2010
Springer
15 years 27 days ago
2010
Springer
Designers of concurrent and distributed algorithms usually express them using pseudo-code. In contrast, most verification techniques are based on more mathematically-oriented forma...
156
click to vote
UML
2004
Springer
15 years 11 months ago
2004
Springer
Abstract. In this paper, we propose a verification methodology for System-OnChip (SoC) design using Unified Modeling Language (UML). We introduce UML as a formal model to analyze a...