Sciweavers

    862 search results - page 37 / 173
    » The amorphous FPGA architecture
    Sort
    View
    FPL
    2010
    Springer
    132views Hardware» more  FPL 2010»
    Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA
    15 years 4 months ago
    Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA
    Download  conferenze.dei.polimi.it
    Weirong Jiang, Viktor K. Prasanna, Norio Yamagaki
    claim paper
    Read More »
    ANCS
    2009
    ACM
    129views Computer Networks» more  ANCS 2009»
    High throughput architecture for packet classification using FPGA
    15 years 4 months ago
    High throughput architecture for packet classification using FPGA
    Download  www.ihep.cas.cn
    Tao Zhang, Yonggang Wang, Lijun Zhang, Yang Yang
    claim paper
    Read More »
    JCSC
    2010
    50views more  JCSC 2010»
    A Novel Allocation Methodology for Partial and Dynamic Bitstream Generation for FPGA Architectures
    15 years 1 months ago
    A Novel Allocation Methodology for Partial and Dynamic Bitstream Generation for FPGA Architectures
    Download  proteas.microlab.ntua.gr
    Kostas Siozios, Dimitrios Soudris, Antonios Thanai...
    claim paper
    Read More »
    FPGA
    1999
    ACM
    115views FPGA» more  FPGA 1999»
    Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density
    15 years 10 months ago
    Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density
    Download  www.eecg.toronto.edu
    In this paper, we investigate the speed and area-efficiency of FPGAs employing “logic clusters” containing multiple LUTs and registers as their logic block. We introduce a ne...
    Alexander Marquardt, Vaughn Betz, Jonathan Rose
    claim paper
    Read More »
    FPL
    1997
    Springer
    125views Hardware» more  FPL 1997»
    VPR: A new packing, placement and routing tool for FPGA research
    15 years 10 months ago
    VPR: A new packing, placement and routing tool for FPGA research
    Download  www.eecg.toronto.edu
    We describe the capabilities of and algorithms used in a new FPGA CAD tool, Versatile Place and Route (VPR). In terms of minimizing routing area, VPR outperforms all published FPG...
    Vaughn Betz, Jonathan Rose
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.