Sciweavers

4679 search results - page 707 / 936
» The Timely Computing Base Model and Architecture
Sort
View
PLDI
2003
ACM
15 years 11 months ago
Taming the IXP network processor
We compile Nova, a new language designed for writing network processing applications, using a back end based on integer-linear programming (ILP) for register allocation, optimal b...
Lal George, Matthias Blume
DATE
2002
IEEE
154views Hardware» more  DATE 2002»
15 years 11 months ago
Low Power Error Resilient Encoding for On-Chip Data Buses
As technology scales toward deep submicron, on-chip interconnects are becoming more and more sensitive to noise sources such as power supply noise, crosstalk, radiation induced ef...
Davide Bertozzi, Luca Benini, Giovanni De Micheli
EUROMICRO
1999
IEEE
15 years 11 months ago
Software Synthesis for System Level Design Using Process Execution Trees
Software synthesis for system level design languages becomes feasible because the current technology, pricing and application trends will most likely alleviate the industrial empha...
Leo J. van Bokhoven, Jeroen Voeten, Marc Geilen
ACSAC
2001
IEEE
15 years 10 months ago
A JCA-Based Implementation Framework for Threshold Cryptography
The Java Cryptography Architecture, JCA in short, was created to allow JCA-compliant cryptography providers to be plugged into a JCA-aware application at run time. This configurab...
Yih Huang, David Rine, Xunhua Wang
ECAI
2000
Springer
15 years 10 months ago
Learning Efficiently with Neural Networks: A Theoretical Comparison between Structured and Flat Representations
Abstract. We are interested in the relationship between learning efficiency and representation in the case of supervised neural networks for pattern classification trained by conti...
Marco Gori, Paolo Frasconi, Alessandro Sperduti