Sciweavers

4679 search results - page 518 / 936
» The Timely Computing Base Model and Architecture
Sort
View
DAC
2012
ACM
13 years 9 months ago
WCET-centric partial instruction cache locking
Caches play an important role in embedded systems by bridging the performance gap between high speed processors and slow memory. At the same time, caches introduce imprecision in ...
Huping Ding, Yun Liang, Tulika Mitra
DBISP2P
2003
Springer
152views Database» more  DBISP2P 2003»
16 years 1 days ago
An Adaptive and Scalable Middleware for Distributed Indexing of Data Streams
Abstract. We are witnessing a dramatic increase in the use of datacentric distributed systems such as global grid infrastructures, sensor networks, network monitoring, and various ...
Ahmet Bulut, Roman Vitenberg, Fatih Emekçi,...
DAC
2005
ACM
15 years 8 months ago
Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages
Minimizing power consumption is one of the most important objectives in IC design. Resizing gates and assigning different Vt’s are common ways to meet power and timing budgets. ...
Feng Gao, John P. Hayes
SBACPAD
2005
IEEE
177views Hardware» more  SBACPAD 2005»
16 years 12 days ago
Automatic Data-Flow Graph Generation of MPI Programs
The Data-Flow Graph (DFG) of a parallel application is frequently used to take scheduling decisions, based on the information that it models (dependencies among the tasks and volu...
Rafael Ennes Silva, Guilherme P. Pezzi, Nicolas Ma...
WETICE
2003
IEEE
16 years 2 days ago
Automatic synthesis of coordinators for COTS group-ware applications: an example
The coordination of concurrent activities in collaborative environments is a very important and difficult task. Many approaches for the construction of large-scale flexible grou...
Paola Inverardi, Massimo Tivoli, Antonio Bucchiaro...