193 search results - page 12 / 39 » The TigerSHARC DSP Architecture |
163
click to vote
LCPC
2005
Springer
15 years 11 months ago
2005
Springer
Abstract. Compiler is substantially regarded as the most essential component in the software toolchain to promote a successful processor design. This paper describes our preliminar...
217
click to vote
ERSA
2009
15 years 3 months ago
2009
Medium-grain reconfigurable hardware (MGRH) architectures represent a hybrid between the versatility of a field programmable gate array (FPGA) and the computational power of a cust...
180
click to vote
ASC
2004
15 years 5 months ago
2004
Abstract. This paper presents a real-time full-programmable fuzzy compiler based on piecewise linear interpolation techniques designed to be executed in SIMD (Single Instruction Mu...
164
click to vote
RTCSA
2006
IEEE
15 years 12 months ago
2006
IEEE
To support high-performance and low-power for multimedia applications and for hand-held devices, embedded VLIW DSP processors are of research focus. With the tight resource constr...
157
click to vote
DAC
1994
ACM
15 years 10 months ago
1994
ACM
Abstract -- This paper describes a new memory estimation technique for DSP applications written in an applicative language. Since no concept of storage is present in an applicative...