Sciweavers

4305 search results - page 694 / 861
» The Test of Time
Sort
View
ESEM
2008
ACM
15 years 8 months ago
Are good code reviewers also good at design review?
Software review is a necessity activity to build high reliability software in software development. In this paper, we experimentally analyze the difference in performance between ...
Hidetake Uwano, Akito Monden, Ken-ichi Matsumoto
ETRA
2008
ACM
254views Biometrics» more  ETRA 2008»
15 years 8 months ago
Voluntary pupil size change as control in eyes only interaction
We investigate consciously controlled pupil size as an input modality. Pupil size is affected by various processes, e.g., physical activation, strong emotional experiences and cog...
Inger Ekman, Antti Poikola, Meeri Mäkär&...
ATMOS
2007
114views Optimization» more  ATMOS 2007»
15 years 8 months ago
Fast Approaches to Robust Railway Timetabling
The Train Timetabling Problem (TTP) consists in finding a train schedule on a railway network that satisfies some operational constraints and maximizes a profit function which c...
Matteo Fischetti, Arrigo Zanette, Domenico Salvagn...
FPGA
2008
ACM
146views FPGA» more  FPGA 2008»
15 years 8 months ago
FPGA-optimised high-quality uniform random number generators
This paper introduces a method of constructing random number generators from four of the basic primitives provided by FPGAs: Flip-Flips, Lookup-Tables, Shift Registers, and RAMs. ...
David B. Thomas, Wayne Luk
ISLPED
2007
ACM
92views Hardware» more  ISLPED 2007»
15 years 8 months ago
Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI
Negative bias temperature instability (NBTI) has become a dominant reliability concern for nanoscale PMOS transistors. In this paper, we propose variable-latency adder (VL-adder) ...
Yiran Chen, Hai Li, Jing Li, Cheng-Kok Koh