Sciweavers

4305 search results - page 357 / 861
» The Test of Time
Sort
View
ICCAD
1998
IEEE
117views Hardware» more  ICCAD 1998»
15 years 11 months ago
CONCERT: a concurrent transient fault simulator for nonlinear analog circuits
This paper presents a novel concurrent fault simulator (called CONCERT) for nonlinear analog circuits. Three primary techniques in CONCERT, including fault ordering, state predict...
Junwei Hou, Abhijit Chatterjee
174
Voted
COMPGEOM
1996
ACM
15 years 11 months ago
Robust Adaptive Floating-Point Geometric Predicates
Fast C implementations of four geometric predicates, the 2D and 3D orientation and incircle tests, are publicly available. Their inputs are ordinary single or double precision flo...
Jonathan Richard Shewchuk
ASPDAC
2004
ACM
85views Hardware» more  ASPDAC 2004»
15 years 10 months ago
Multi-level placement with circuit schema based clustering in analog IC layouts
This paper aims at developing an automated device-level placement for analog circuit design which achieves comparable quality to manual designs by experts. It extracts a set of cl...
Takashi Nojima, Xiaoke Zhu, Yasuhiro Takashima, Sh...
AUSAI
2006
Springer
15 years 10 months ago
Virtual Attribute Subsetting
Attribute subsetting is a meta-classification technique, based on learning multiple base-level classifiers on projections of the training data. In prior work with nearest-neighbour...
Michael Horton, R. Mike Cameron-Jones, Raymond Wil...
CMSB
2006
Springer
15 years 10 months ago
Regulatory Network Reconstruction Using Stochastic Logical Networks
Abstract. This paper presents a method for regulatory network reconstruction from experimental data. We propose a mathematical model for regulatory interactions, based on the work ...
Bartek Wilczynski, Jerzy Tiuryn