Sciweavers

4305 search results - page 274 / 861
» The Test of Time
Sort
View
APN
2005
Springer
16 years 7 days ago
Can I Execute My Scenario in Your Net?
This paper describes the verification module (the VipVerify Module) of the VipTool [4]. VipVerify allows to verify whether a given scenario is an execution of a system model, give...
Gabriel Juhás, Robert Lorenz, Jörg Des...
ITC
1997
IEEE
121views Hardware» more  ITC 1997»
15 years 11 months ago
BIST-Based Diagnostics of FPGA Logic Blocks
: Accurate diagnosis is an essential requirement in many testing environments, since it is the basis for any repair or replacement strategy used for chip or system fault-tolerance....
Charles E. Stroud, Eric Lee, Miron Abramovici
APN
2006
Springer
15 years 10 months ago
Can I Execute My Scenario in Your Net? VipTool Tells You!
This paper describes the verification module (the VipVerify Module) of the VipTool [4]. VipVerify allows to verify whether a given scenario is an execution of a system model, given...
Robin Bergenthum, Jörg Desel, Gabriel Juh&aac...
ISSS
1998
IEEE
103views Hardware» more  ISSS 1998»
15 years 11 months ago
False Path Analysis Based on a Hierarchical Control Representation
False path analysis is an activity with applications in a variety of computer science and engineering domains like for instance high-level synthesis, worst case execution time est...
Apostolos A. Kountouris, Christophe Wolinski
ISSAC
2009
Springer
147views Mathematics» more  ISSAC 2009»
16 years 1 months ago
Fast algorithms for differential equations in positive characteristic
We address complexity issues for linear differential equations in characteristic p > 0: resolution and computation of the p-curvature. For these tasks, our main focus is on al...
Alin Bostan, Éric Schost