Sciweavers

4213 search results - page 544 / 843
» The Tau Parallel Performance System
Sort
View
DATE
2007
IEEE
174views Hardware» more  DATE 2007»
16 years 1 months ago
ATLAS: a chip-multiprocessor with transactional memory support
Chip-multiprocessors are quickly becoming popular in embedded systems. However, the practical success of CMPs strongly depends on addressing the difficulty of multithreaded appli...
Njuguna Njoroge, Jared Casper, Sewook Wee, Yuriy T...
HPDC
2007
IEEE
16 years 1 months ago
Feedback-directed thread scheduling with memory considerations
This paper describes a novel approach to generate an optimized schedule to run threads on distributed shared memory (DSM) systems. The approach relies upon a binary instrumentatio...
Fengguang Song, Shirley Moore, Jack Dongarra
HPDC
2007
IEEE
16 years 1 months ago
Cooperative secondary authorization recycling
As distributed applications such as Grid and enterprise systems scale up and become increasingly complex, their authorization infrastructures—based predominantly on the request-...
Qiang Wei, Matei Ripeanu, Konstantin Beznosov
IPPS
2007
IEEE
16 years 1 months ago
POET: Parameterized Optimizations for Empirical Tuning
The excessive complexity of both machine architectures and applications have made it difficult for compilers to statically model and predict application behavior. This observatio...
Qing Yi, Keith Seymour, Haihang You, Richard W. Vu...
COREGRID
2007
Springer
16 years 27 days ago
Co-Allocating Compute and Network Resources
Distributed applications or workflows need to access and use compute, storage and network resources simultaneously or chronologically coordinated respectively. Examples are distri...
Thomas Eickermann, Lidia Westphal, Oliver Wäl...