Sciweavers

4213 search results - page 541 / 843
» The Tau Parallel Performance System
Sort
View
SIGARCH
2010
91views more  SIGARCH 2010»
15 years 1 months ago
Programming framework for clusters with heterogeneous accelerators
We describe a programming framework for high performance clusters with various hardware accelerators. In this framework, users can utilize the available heterogeneous resources pr...
Kuen Hung Tsoi, Anson H. T. Tse, Peter Pietzuch, W...
192
Voted
ICASSP
2011
IEEE
14 years 10 months ago
Multiple LDPC decoding using bitplane correlation for Transform Domain Wyner-Ziv video coding
Distributed video coding (DVC) is an emerging video coding paradigm for systems which fully or partly exploit the source statistics at the decoder to reduce the computational burd...
Huynh Van Luong, Xin Huang, Søren Forchhamm...
CODES
2006
IEEE
16 years 24 days ago
Integrated analysis of communicating tasks in MPSoCs
Predicting timing behavior is key to efficient embedded real-time system design and verification. Especially memory accesses and co-processor calls over shared communication net...
Simon Schliecker, Matthias Ivers, Rolf Ernst
PC
2002
114views Management» more  PC 2002»
15 years 6 months ago
Optimizing noncontiguous accesses in MPI-IO
The I/O access patterns of many parallel applications consist of accesses to a large number of small, noncontiguous pieces of data. If an application's I/O needs are met by m...
Rajeev Thakur, William Gropp, Ewing L. Lusk
HPCA
2012
IEEE
14 years 2 months ago
Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chi
Lowering supply voltage is one of the most effective techniques for reducing microprocessor power consumption. Unfortunately, at low voltages, chips are very sensitive to process ...
Timothy N. Miller, Xiang Pan, Renji Thomas, Naser ...