Sciweavers

4213 search results - page 318 / 843
» The Tau Parallel Performance System
Sort
View
SIGGRAPH
1996
ACM
15 years 11 months ago
VC-1: A Scalable Graphics Computer with Virtual Local Frame Buffers
The VC-1 is a parallel graphics machine for polygon rendering based on image composition. This paper describes the architecture of the VC-1 along with a parallel polygon rendering...
Satoshi Nishimura, Tosiyasu L. Kunii
203
Voted
SPDP
1993
IEEE
15 years 10 months ago
Architectural Support for Block Transfers in a Shared-Memory Multiprocessor
This paper examines how the performance of a shared-memory multiprocessor can be improved by including hardware support for block transfers. A system similar to the Hector multipr...
Steven J. E. Wilton, Zvonko G. Vranesic
EACL
2003
ACL Anthology
15 years 8 months ago
Empirical Methods for Compound Splitting
Compounded words are a challenge for NLP applications such as machine translation (MT). We introduce methods to learn splitting rules from monolingual and parallel corpora. We eva...
Philipp Koehn, Kevin Knight
ICPP
2007
IEEE
16 years 1 months ago
COBRA: An Adaptive Runtime Binary Optimization Framework for Multithreaded Applications
This paper presents COBRA (Continuous Binary ReAdaptation), a runtime binary optimization framework, for multithreaded applications. It is currently implemented on Itanium 2 based...
Jinpyo Kim, Wei-Chung Hsu, Pen-Chung Yew
ASPLOS
1998
ACM
15 years 11 months ago
Data Speculation Support for a Chip Multiprocessor
Thread-level speculation is a technique that enables parallel execution of sequential applications on a multiprocessor. This paper describes the complete implementation of the sup...
Lance Hammond, Mark Willey, Kunle Olukotun