1728 search results - page 108 / 346 » The Size of Power Automata |
151
click to vote
ASPDAC
2000
ACM
15 years 10 months ago
2000
ACM
Reducing power consumption has become a key goal for systemon-a-chip (SOC) designs. Fast and accurate power estimation is needed early in the design process, since power reduction...
220
click to vote
HPCA
2012
IEEE
14 years 1 months ago
2012
IEEE
Since the onset of pipelined processors, balancing the delay of the microarchitectural pipeline stages such that each microarchitectural pipeline stage has an equal delay has been...
156
click to vote
CODES
2006
IEEE
16 years 13 days ago
2006
IEEE
Multi-million gate System-on-Chip (SoC) designs increasingly rely on Intellectual Property (IP) blocks. However, due to technology scaling the leakage power consumption of the IP ...
165
click to vote
IPPS
2005
IEEE
15 years 12 months ago
2005
IEEE
Power consumption is a troublesome design constraint for emergent systems such as IBM’s BlueGene /L. If current trends continue, future petaflop systems will require 100 megawat...
221
click to vote
VLSID
2008
IEEE
16 years 6 months ago
2008
IEEE
Simultaneous Multi-Threading (SMT) processors are becoming popular because they exploit both instruction-level and threadlevel parallelism by issuing instructions from different t...