11909 search results - page 2073 / 2382 » The Scheme Programming Language |
277
Voted
ASPLOS
2009
ACM
16 years 7 months ago
2009
ACM
Miss rate curves (MRCs) are useful in a number of contexts. In our research, online L2 cache MRCs enable us to dynamically identify optimal cache sizes when cache-partitioning a s...
299
click to vote
ASPLOS
2009
ACM
16 years 7 months ago
2009
ACM
Future processors are expected to observe increasing rates of hardware faults. Using Dual-Modular Redundancy (DMR), two cores of a multicore can be loosely coupled to redundantly ...
292
click to vote
ASPLOS
2009
ACM
16 years 7 months ago
2009
ACM
Modern processors use branch target buffers (BTBs) to predict the target address of branches such that they can fetch ahead in the instruction stream increasing concurrency and pe...
318
Voted
ASPLOS
2009
ACM
16 years 7 months ago
2009
ACM
The wide availability of commodity graphics processors has made real-time graphics an intrinsic component of the human/computer interface. These graphics cores accelerate the z-bu...
201
click to vote
POPL
2010
ACM
16 years 4 months ago
2010
ACM
Despite years of work on retargetable compilers, creating a good, reliable back end for an optimizing compiler still entails a lot of hard work. Moreover, a critical component of ...