Sciweavers

1564 search results - page 176 / 313
» The STEP Modular Architecture
Sort
View
DAC
2000
ACM
15 years 10 months ago
Watermarking while preserving the critical path
In many modern designs, timing is either a key optimization goal and/or a mandatory constraint. We propose the first intellectual property protection technique using watermarking ...
Seapahn Meguerdichian, Miodrag Potkonjak
DAC
1999
ACM
15 years 10 months ago
Buffer Insertion with Accurate Gate and Interconnect Delay Computation
Buffer insertion has become a critical step in deep submicron design, and several buffer insertion/sizing algorithms have been proposed in the literature. However, most of these m...
Charles J. Alpert, Anirudh Devgan, Stephen T. Quay
DAC
1997
ACM
15 years 10 months ago
Schedule Validation for Embedded Reactive Real-Time Systems
Task scheduling forreactive real time systems is a di cult problem due to tight constraints that the schedule must satisfy. A static priority scheme is proposed here that can be f...
Felice Balarin, Alberto L. Sangiovanni-Vincentelli
DAC
1997
ACM
15 years 10 months ago
Modeling Design Tasks and Tools: The Link Between Product and Flow Model
- The important step towards a comprehensive CAD framework is the development of a suitable, complete design model on which the design system’s components are based. To date, we ...
Bernd Schürmann, Joachim Altmeyer
DAC
1996
ACM
15 years 10 months ago
A Register File and Scheduling Model for Application Specific Processor Synthesis
In this paper, we outline general design steps of our synthesis tool to realize application specific co-processors such that for a given scientific application having intensive ite...
Ehat Ercanli, Christos A. Papachristou