Sciweavers

6271 search results - page 367 / 1255
» The RACE network architecture
Sort
View
DDECS
2009
IEEE
171views Hardware» more  DDECS 2009»
16 years 1 months ago
Packet header analysis and field extraction for multigigabit networks
—Packet header analysis and extraction of header fields needs to be performed in all network devices. As network speed is increasing quickly, high speed packet header processing...
Petr Kobierský, Jan Korenek, Libor Polcak
AINA
2008
IEEE
16 years 1 months ago
Performance Analysis of Data Delivery Schemes for a Multi-Sink Wireless Sensor Network
Wireless sensor networks are expected to be deployed in harsh environments characterised by extremely poor and fluctuating channel conditions. With the commonly adopted single-si...
Hwee Pink Tan, Adriana Felicia Gabor, Winston Khoo...
HOTI
2008
IEEE
16 years 1 months ago
Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics
We present a new monolithic silicon photonics technology suited for integration with standard bulk CMOS processes, which reduces costs and improves opto-electrical coupling compar...
Christopher Batten, Ajay Joshi, Jason Orcutt, Anat...
AINA
2006
IEEE
16 years 26 days ago
On Performance of Parallel iSCSI Protocol for Networked Storage Systems
: A newly emerging protocol for storage networking, iSCSI [1,2], was recently ratified by the Internet Engineering Task Force [3]. The iSCSI protocol is perceived as a low cost alt...
Qing (Ken) Yang
ISCA
2005
IEEE
81views Hardware» more  ISCA 2005»
16 years 12 days ago
Energy Optimization of Subthreshold-Voltage Sensor Network Processors
Sensor network processors and their applications are a growing area of focus in computer system research and design. Inherent to this design space is a reduced processing performa...
Leyla Nazhandali, Bo Zhai, Javin Olson, Anna Reeve...