Sciweavers

6271 search results - page 328 / 1255
» The RACE network architecture
Sort
View
ISVLSI
2003
IEEE
118views VLSI» more  ISVLSI 2003»
16 years 21 hour ago
Networks-On-Chip: The Quest for On-Chip Fault-Tolerant Communication
In this paper, we discuss the possibility of achieving onchip fault-tolerant communication based on a new communication paradigm called stochastic communication. Specifically, for...
Radu Marculescu
VLSID
2001
IEEE
144views VLSI» more  VLSID 2001»
16 years 7 months ago
Next Generation Network Processors
Networking hardware manufacturers face the dual demands of supporting ever increasing bandwidth requirements, while also delivering new features, such as the ability to implement ...
Deepak Kataria
CORR
1998
Springer
184views Education» more  CORR 1998»
15 years 6 months ago
Case Study in Survivable Network System Analysis
This paper presents a method for analyzing the survivability of distributed network systems and an example of its application. Survivability is the capability of a system to fulfi...
Robert J. Ellison, Richard C. Linger, Thomas A. Lo...
CCR
2007
104views more  CCR 2007»
15 years 6 months ago
Internet clean-slate design: what and why?
Many believe that it is impossible to resolve the challenges facing today’s Internet without rethinking the fundamental assumptions and design decisions underlying its current a...
Anja Feldmann
ICCD
2006
IEEE
128views Hardware» more  ICCD 2006»
16 years 3 months ago
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks
Technology trends are driving parallel on-chip architectures in the form of multi-processor systems-on-a-chip (MPSoCs) and chip multi-processors (CMPs). In these systems the incre...
Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin ...