Sciweavers

6271 search results - page 326 / 1255
» The RACE network architecture
Sort
View
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
15 years 10 months ago
Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures
Latency-insensitive systems were recently proposed by Carloni et al. as a correct-by-construction methodology for single-clock system-on-a-chip (SoC) design using predesigned IP b...
Montek Singh, Michael Theobald
DRM
2006
Springer
15 years 10 months ago
Towards a secure and interoperable DRM architecture
In this paper we look at the problem of interoperability of digital rights management (DRM) systems in home networks. We introduce an intermediate module called the Domain Interop...
Gelareh Taban, Alvaro A. Cárdenas, Virgil D...
EDBTW
2010
Springer
15 years 10 months ago
An architecture for ad-hoc and collaborative business intelligence
The success of organizations or business networks depends on fast and well-founded decisions taken by the relevant people in their specific area of responsibility. To enable time...
Henrike Berthold, Philipp Rösch, Stefan Z&oum...
ICPR
2010
IEEE
15 years 10 months ago
The Fusion of Deep Learning Architectures and Particle Filtering Applied to Lip Tracking
This work introduces a new pattern recognition model for segmenting and tracking lip contours in video sequences. We formulate the problem as a general nonrigid object tracking me...
Gustavo Carneiro, Jacinto Nascimento
GLVLSI
2010
IEEE
220views VLSI» more  GLVLSI 2010»
15 years 8 months ago
Thermal-aware voltage droop compensation for multi-core architectures
As the rated performance of microprocessors increases, voltage droop emergencies become a significant problem. In this paper, two new techniques to combat voltage droop emergencie...
Jia Zhao, Basab Datta, Wayne P. Burleson, Russell ...