Sciweavers

6271 search results - page 301 / 1255
» The RACE network architecture
Sort
View
TVLSI
2008
133views more  TVLSI 2008»
15 years 6 months ago
A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance
Reconfigurable hardware has become a well-accepted option for implementing digital signal processing (DSP). Traditional devices such as field-programmable gate arrays offer good fi...
Mitchell J. Myjak, José G. Delgado-Frias
203
Voted
CSCW
2012
ACM
14 years 2 months ago
Towards self-optimizing collaborative systems
Two important performance metrics in collaborative systems are local and remote response times. Previous analytical and simulation work has shown that these response times depend ...
Sasa Junuzovic, Prasun Dewan
SBCCI
2003
ACM
213views VLSI» more  SBCCI 2003»
15 years 12 months ago
Algorithms and Tools for Network on Chip Based System Design
Network on Chip (NoC) is a new paradigm for designing core based System on Chips. It supports high degree of reusability and is scalable. In this paper, an efficient Two-Step Gene...
Tang Lei, Shashi Kumar
ECIS
2004
15 years 8 months ago
Security and privacy in a structured information network
The lack of trust amongst consumers and concerns about disclosing personal information are commonly seen as a major impediment to the growth of e-commerce. This is a consequence o...
Tuomas Valtonen, Tero Reuna, Kalle Luhtinen
ECEH
2006
155views Healthcare» more  ECEH 2006»
15 years 8 months ago
A Data Network for Health e-Research
: Sharing health data for research purposes across data custodian boundaries poses technical, organisational and ethical challenges. We describe a service oriented architecture for...
Kerry L. Taylor, Christine M. O'Keefe, John Colton...