6271 search results - page 240 / 1255 » The RACE network architecture |
228
click to vote
ISCA
2011
IEEE
14 years 10 months ago
2011
IEEE
Today’s chip-level multiprocessors (CMPs) feature up to a hundred discrete cores, and with increasing levels of integration, CMPs with hundreds of cores, cache tiles, and specia...
172
Voted
SIGMOD
2001
ACM
16 years 6 months ago
2001
ACM
Data warehouses have been successfully employed for assisting decision making by offering a global view of the enterprise data and providing mechanisms for On-Line Analytical proc...
175
click to vote
SOSP
2009
ACM
16 years 3 months ago
2009
ACM
Commodity computer systems contain more and more processor cores and exhibit increasingly diverse architectural tradeoffs, including memory hierarchies, interconnects, instructio...
175
Voted
GLOBECOM
2009
IEEE
16 years 1 months ago
2009
IEEE
—We consider a Delay Tolerant Network (DTN) whose users (nodes) are connected by an underlying Mobile Ad hoc Network (MANET) substrate. Users can declaratively express high-level...
231
click to vote
CF
2004
ACM
16 years 1 days ago
2004
ACM
In a future networked physical world, a myriad of smart sensors and actuators assess and control aspects of their environments and autonomously act in response to it. Examples ran...