Sciweavers

2045 search results - page 112 / 409
» The Practice of Instructional Design: The Process and Its Ap...
Sort
View
DATE
2003
IEEE
104views Hardware» more  DATE 2003»
15 years 11 months ago
Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip
We present an innovative protocol processor component that combines wire-speed processing for low-level, and best effort processing for higher-level protocols. The component is a ...
George Lykakis, N. Mouratidis, Kyriakos Vlachos, N...
GIS
2009
ACM
15 years 11 months ago
In-network query processing in mobile P2P databases
The in-network query processing paradigm in sensor networks postulates that a query is routed among sensors and collects the answers from the sensors on its trajectory. It works f...
Bo Xu, Fatemeh Vafaee, Ouri Wolfson
CL
2007
Springer
15 years 6 months ago
A bulk-synchronous parallel process algebra
The CCS (Calculus of Communicating Systems) process algebra is a well-known formal model of synchronization and communication. It is used for the analysis of safety and liveness i...
Armelle Merlin, Gaétan Hains
SIGCOMM
1994
ACM
15 years 10 months ago
Signaling and Operating System Support for Native-Mode ATM Applications
Applications communicating over connectionless networks, such as IP, cannot obtain per-connection Quality of Service (QoS) guarantees. In contrast, the connection-oriented nature ...
Rosen Sharma, Srinivasan Keshav
HICSS
2006
IEEE
164views Biometrics» more  HICSS 2006»
16 years 9 days ago
A Methodology for Generating Application-Specific Heterogeneous Processor Arrays
Hardware designers are increasingly turning to Single Chip Multi-Processors to achieve power and throughput goals. To further increase performance for a specific application the c...
Stephen D. Craven, Cameron Patterson, Peter M. Ath...