Sciweavers

3806 search results - page 410 / 762
» The Power of Process
Sort
View
ANSS
2005
IEEE
16 years 11 days ago
GIPSE: Streamlining the Management of Simulation on the Grid
Although the grid allows the researcher to tap a vast amount of resources, the complexity involved in utilizing this power can make it unwieldy and time-consuming. The Grid Interf...
Justin M. Wozniak, Aaron Striegel, David Salyers, ...
ARITH
2005
IEEE
16 years 11 days ago
Low Latency Pipelined Circular CORDIC
The pipelined CORDIC with linear approximation to rotation has been proposed to achieve reductions in delay, power and area; however, the schemes for rotation (multiplication) and...
Elisardo Antelo, Julio Villalba
FDL
2005
IEEE
16 years 10 days ago
Automatic synthesis of the Hardware/Software Interface
Although Moore’s Law enables a huge number of components to be integrated into a single chip, design methods that will allow system architects to put the components together to ...
Francesco Regazzoni, André C. Nácul,...
140
Voted
HICSS
2005
IEEE
329views Biometrics» more  HICSS 2005»
16 years 10 days ago
A Framework for Evaluating Strategic Location-Based Applications in Businesses
Location-based and location-oriented applications will be amongst the most powerful drivers of organizational change in the coming years. However, the strategic use of these techn...
François Bergeron, Lin Gingras, Pierre Hada...
IOLTS
2005
IEEE
141views Hardware» more  IOLTS 2005»
16 years 10 days ago
A Novel On-Chip Delay Measurement Hardware for Efficient Speed-Binning
With the aggressive scaling of the CMOS technology parametric variation of the transistor threshold voltage causes significant spread in the circuit delay as well as leakage spect...
Arijit Raychowdhury, Swaroop Ghosh, Kaushik Roy