1542 search results - page 144 / 309 » The Observational Power of Clocks |
141
click to vote
ENTCS
2007
15 years 6 months ago
2007
Due to increasing demands in processing power on the one hand, but the physical limit on CPU clock speed on the other hand, multi-threaded programming is becoming more important i...
170
click to vote
VLSISP
2008
15 years 6 months ago
2008
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications whic...
217
click to vote
TCAD
2002
15 years 6 months ago
2002
Specialized clustered very large instruction word (VLIW) processors combined with effective compilation techniques enable aggressive exploitation of the high instruction-level para...
168
click to vote
DSD
2010
IEEE
15 years 4 months ago
2010
IEEE
Until a decade ago, the concept of phased array beamforming was mainly implemented with mechanical or analog solutions. Today, digital hardware has become powerful enough to perfor...
288
click to vote
BWCCA
2010
15 years 1 months ago
2010
Network-on-Chip (NoC) architectures provide a good way of realizing efficient interconnections and largely alleviate the limitations of bus-based solutions. NoC has emerged as a so...