5100 search results - page 845 / 1020 » The Linear Complexity of a Graph |
141
click to vote
ICCAD
2008
IEEE
16 years 3 months ago
2008
IEEE
—Connecting system-level performance models with circuit information has been a long-standing problem in analog/mixed-signal front-ends, like radios and high-speed links. High-sp...
160
click to vote
ICCAD
2008
IEEE
16 years 3 months ago
2008
IEEE
— In today’s complex SoC designs, verification and debugging are becoming ever more crucial and increasingly timeconsuming tasks. The prevalence of embedded memories adds to t...
118
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
Abstract—Manufacturing process variations lead to circuit timing variability and a corresponding timing yield loss. Traditional corner analysis consists of checking all process c...
154
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
Stalls, due to mis-matches in communication rates, are a major performance obstacle in pipelined circuits. If the rate of data production is faster than the rate of consumption, t...
158
click to vote
ICCAD
2003
IEEE
16 years 3 months ago
2003
IEEE
In this paper, we study the problem of retiming of sequential circuits with both interconnect and gate delay. Most retiming algorithms have assumed ideal conditions for the non-lo...