Sciweavers

3922 search results - page 633 / 785
» The IA-64 Architecture at Work
Sort
View
DAC
2010
ACM
15 years 10 months ago
Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms
We present a methodology for off-chip memory bandwidth minimization through application-driven L2 cache partitioning in multicore systems. A major challenge with multi-core system...
Chenjie Yu, Peter Petrov
DAC
2010
ACM
15 years 10 months ago
LUT-based FPGA technology mapping for reliability
As device size shrinks to the nanometer range, FPGAs are increasingly prone to manufacturing defects. We anticipate that the ability to tolerate multiple defects will be very impo...
Jason Cong, Kirill Minkovich
EXPCS
2007
15 years 10 months ago
Introducing entropies for representing program behavior and branch predictor performance
Predictors are inherent components of state-of-the-art microprocessors. Branch predictors are discussed actively from diverse perspectives. Performance of a branch predictor large...
Takashi Yokota, Kanemitsu Ootsu, Takanobu Baba
ICAC
2007
IEEE
15 years 10 months ago
Exploiting Platform Heterogeneity for Power Efficient Data Centers
It has recently become clear that power management is of critical importance in modern enterprise computing environments. The traditional drive for higher performance has influenc...
Ripal Nathuji, Canturk Isci, Eugene Gorbatov
COOPIS
2004
IEEE
15 years 10 months ago
A Mobile Agent Infrastructure for QoS Negotiation of Adaptive Distributed Applications
Abstract. QoS-aware distributed applications such as certain Multimedia and Ubiquitous Computing applications can benefit greatly from the provision of QoS guarantees from the unde...
Roberto Speicys Cardoso, Fabio Kon