Sciweavers

3922 search results - page 560 / 785
» The IA-64 Architecture at Work
Sort
View
PLDI
1999
ACM
15 years 11 months ago
Enhanced Code Compression for Embedded RISC Processors
This paper explores compiler techniques for reducing the memory needed to load and run program executables. In embedded systems, where economic incentives to reduce both ram and r...
Keith D. Cooper, Nathaniel McIntosh
HICSS
1999
IEEE
155views Biometrics» more  HICSS 1999»
15 years 11 months ago
Agent Communication Languages for Information-Centric Agent Communities
As the complexity and application scope of agent-based systems increases, the requirements placed on Agent Communication Languages have also increased with it. Currently-available...
Marian H. Nodine, Damith Chandrasekara
HPCA
1999
IEEE
15 years 11 months ago
Using Lamport Clocks to Reason about Relaxed Memory Models
Cache coherence protocols of current shared-memory multiprocessors are difficult to verify. Our previous work proposed an extension of Lamport's logical clocks for showing th...
Anne Condon, Mark D. Hill, Manoj Plakal, Daniel J....
HPCA
1999
IEEE
15 years 11 months ago
The Synergy of Multithreading and Access/Execute Decoupling
This work presents and evaluates a novel processor microarchitecture which combines two paradigms: access/ execute decoupling and simultaneous multithreading. We investigate how b...
Joan-Manuel Parcerisa, Antonio González
HPCA
1999
IEEE
15 years 11 months ago
Instruction Recycling on a Multiple-Path Processor
Processors that can simultaneously execute multiple paths of execution will only exacerbate the fetch bandwidth problem already plaguing conventional processors. On a multiple-pat...
Steven Wallace, Dean M. Tullsen, Brad Calder