Sciweavers

3922 search results - page 533 / 785
» The IA-64 Architecture at Work
Sort
View
CIMCA
2005
IEEE
16 years 11 days ago
Applying a Web-Service-Based Model to Dynamic Service-Deployment
Owing to the increase in both heterogeneity and complexity in today’s networking systems, the need arises for an architecture for network-based services that provides flexibilit...
Christos Chrysoulas, Evangelos Haleplidis, Robert ...
CODES
2005
IEEE
16 years 11 days ago
A power estimation methodology for systemC transaction level models
Majority of existing works on system level power estimation have focused on the processor, while there are very few that address power consumption of peripherals in a SoC. With th...
Nagu R. Dhanwada, Ing-Chao Lin, Vijay Narayanan
DATE
2005
IEEE
109views Hardware» more  DATE 2005»
16 years 11 days ago
ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement
Customization of processor architectures through Instruction Set Extensions (ISEs) is an effective way to meet the growing performance demands of embedded applications. A high-qua...
Partha Biswas, Sudarshan Banerjee, Nikil D. Dutt, ...
DATE
2005
IEEE
107views Hardware» more  DATE 2005»
16 years 11 days ago
Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique
Complex applications implemented as Systems on Chip (SoCs) demand extensive use of system level modeling and validation. Their implementation gathers a large number of complex IP ...
César A. M. Marcon, Ney Laert Vilar Calazan...
DATE
2005
IEEE
108views Hardware» more  DATE 2005»
16 years 11 days ago
A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks
As packet-switching interconnection networks replace buses and dedicated wires to become the standard on-chip interconnection fabric, reducing their power consumption has been ide...
Hangsheng Wang, Li-Shiuan Peh, Sharad Malik