Sciweavers

3922 search results - page 507 / 785
» The IA-64 Architecture at Work
Sort
View
ICCAD
2006
IEEE
111views Hardware» more  ICCAD 2006»
16 years 3 months ago
Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs
This work describes a new mapping technique, RAM-MAP, that identifies parts of circuits that can be efficiently mapped into the synchronous embedded memories found on field prog...
Gordon R. Chiu, Deshanand P. Singh, Valavan Manoha...
ICCAD
2004
IEEE
125views Hardware» more  ICCAD 2004»
16 years 3 months ago
Temporal floorplanning using the T-tree formulation
Improving logic capacity by time-sharing, dynamically reconfigurable FPGAs are employed to handle designs of high complexity and functionality. In this paper, we model each task ...
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang
ICCAD
2002
IEEE
113views Hardware» more  ICCAD 2002»
16 years 3 months ago
Interconnect-aware high-level synthesis for low power
Abstract—Interconnects (wires, buffers, clock distribution networks, multiplexers and busses) consume a significant fraction of total circuit power. In this work, we demonstrat...
Lin Zhong, Niraj K. Jha
WISEC
2010
ACM
16 years 1 months ago
Automating the injection of believable decoys to detect snooping
We propose a novel trap-based architecture for enterprise networks that detects “silent” attackers who are eavesdropping network traffic. The primary contributions of our work...
Brian M. Bowen, Vasileios P. Kemerlis, Pratap V. P...
139
Voted
HICSS
2009
IEEE
155views Biometrics» more  HICSS 2009»
16 years 1 months ago
Collaborative Recommender Systems for Building Automation
Building Automation Systems (BASs) can save building owners money by reducing energy consumption while simultaneously preserving occupant comfort. There are algorithms that optimi...
Michael LeMay, Jason J. Haas, Carl A. Gunter