3922 search results - page 197 / 785 » The IA-64 Architecture at Work |
222
click to vote
TACAS
2001
Springer
15 years 11 months ago
2001
Springer
In previous work we have developed and prototyped a silicon compiler which translates a functional language (SAFL) into hardware. Here we present a SAFL-level program transformati...
166
click to vote
FCCM
1999
IEEE
15 years 11 months ago
1999
IEEE
A significant obstacle to the widespread adoption of FPGAbased configurable computing hardware has been the difficulty of mapping applications onto this hardware. We are developin...
158
click to vote
OFAI
1997
Springer
15 years 10 months ago
1997
Springer
This paper outlines a design-based methodology for the study of mind as a part of thebroaddisciplineofArtificial Intelligence. Withinthat frameworksome architectural requirements...
196
click to vote
DAC
1997
ACM
15 years 10 months ago
1997
ACM
We present our experiences with the formal verification of an automotive chip used to control the safety features in a car. We used a BDD based model checker in our work. We descr...
155
click to vote
ICPP
1991
IEEE
15 years 10 months ago
1991
IEEE
This paper presents an architecture for programmable systolic arrays that provides simple and e cient systolic communication. The Brown Systolic Array is a linear implementation o...