3922 search results - page 195 / 785 » The IA-64 Architecture at Work |
127
click to vote
ICIP
2005
IEEE
16 years 8 months ago
2005
IEEE
This paper describes the architecture of an 8x8 2-D DCT/IDCT processor with high throughput, reduced hardware, and a parallel-pipeline scheme. This architecture allows the process...
165
click to vote
ARITH
2009
IEEE
16 years 1 months ago
2009
IEEE
Datapath synthesis for standard-cell design goes through extraction of arithmetic operations from RTL code, high-level arithmetic optimizations and netlist generation. Numerous ar...
125
click to vote
WEBI
2009
Springer
16 years 1 months ago
2009
Springer
—This paper presents an empirical study to investigate the maximum benefits that web users can expect from prefetching techniques in the current web. To this end a perfect web p...
232
click to vote
ARGMAS
2009
Springer
16 years 1 months ago
2009
Springer
We describe a working multi-agent architecture based on Defeasible Logic Programming (DeLP) by Garc´ıa and Simari where agents are engaged in an argumentation to reach a common c...
159
click to vote
IOLTS
2006
IEEE
16 years 20 days ago
2006
IEEE
This work intends to evaluate the effect of a Single Event Upsets (SEUs) and crosstalk faults in a NoC router architecture by developing a fault injection mechanism, allowing an a...