Sciweavers

3922 search results - page 149 / 785
» The IA-64 Architecture at Work
Sort
View
ISCA
2011
IEEE
386views Hardware» more  ISCA 2011»
14 years 10 months ago
Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs
Emerging memory technologies such as STT-RAM, PCRAM, and resistive RAM are being explored as potential replacements to existing on-chip caches or main memories for future multi-co...
Asit K. Mishra, Xiangyu Dong, Guangyu Sun, Yuan Xi...
SACMAT
2011
ACM
14 years 9 months ago
An integrated approach for identity and access management in a SOA context
In this paper, we present an approach for identity and access management (IAM) in the context of (cross-organizational) serviceoriented architectures (SOA). In particular, we deļ¬...
Waldemar Hummer, Patrick Gaubatz, Mark Strembeck, ...
MOBICOM
2012
ACM
13 years 9 months ago
CloudIQ: a framework for processing base stations in a data center
The cellular industry is evaluating architectures to distribute the signal processing in radio access networks. One of the options is to process the signals of all base stations o...
Sourjya Bhaumik, Shoban Preeth Chandrabose, Manjun...
VLSID
2007
IEEE
206views VLSI» more  VLSID 2007»
16 years 7 months ago
MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
CHI
2002
ACM
16 years 7 months ago
Direct manipulation interface for architectural design tools
The early architectural design stage is a typical example where traditional design tools such as sketching on paper still dominate over computer-assisted tools. Augmented reality ...
Dzmitry Aliakseyeu