Sciweavers

3922 search results - page 146 / 785
» The IA-64 Architecture at Work
Sort
View
CHES
2001
Springer
124views Cryptology» more  CHES 2001»
15 years 11 months ago
High-Radix Design of a Scalable Modular Multiplier
This paper describes an algorithm and architecture based on an extension of a scalable radix-2 architecture proposed in a previous work. The algorithm is proven to be correct and t...
Alexandre F. Tenca, Georgi Todorov, Çetin K...
TCOS
2010
15 years 1 months ago
Green Secure Processors: Towards Power-Efficient Secure Processor Design
With the increasing wealth of digital information stored on computer systems today, security issues have become increasingly important. In addition to attacks targeting the softwar...
Siddhartha Chhabra, Yan Solihin
DSD
2011
IEEE
200views Hardware» more  DSD 2011»
14 years 6 months ago
Microthreading as a Novel Method for Close Coupling of Custom Hardware Accelerators to SVP Processors
Abstract—We present a new low-level interfacing scheme for connecting custom accelerators to processors that tolerates latencies that usually occur when accessing hardware accele...
Jaroslav Sykora, Leos Kafka, Martin Danek, Lukas K...
PVLDB
2011
15 years 1 months ago
Implementing Performance Competitive Logical Recovery
New hardware platforms, e.g. cloud, multi-core, etc., have led to a reconsideration of database system architecture. Our Deuteronomy project separates transactional functionality ...
David B. Lomet, Kostas Tzoumas, Michael J. Zwillin...
ICDAR
2011
IEEE
14 years 6 months ago
Exploiting Collection Level for Improving Assisted Handwritten Word Transcription of Historical Documents
—Transcription of handwritten words in historical documents is still a difficult task. When processing huge amount of pages, document-centered approaches are limited by the trad...
Laurent Guichard, Joseph Chazalon, Bertrand Co&uum...