Sciweavers

3922 search results - page 106 / 785
» The IA-64 Architecture at Work
Sort
View
MOBISYS
2003
ACM
16 years 6 months ago
System Services for Ad-Hoc Routing: Architecture, Implementation and Experiences
This work explores several system issues regarding the design and implementation of routing protocols for ad-hoc wireless networks. We examine the routing architecture in current ...
Vikas Kawadia, Yongguang Zhang, Binita Gupta
IJCNN
2008
IEEE
16 years 25 days ago
A neural wake-sleep learning architecture for associating robotic facial emotions
—A novel wake-sleep learning architecture for processing a robot’s facial expressions is introduced. According to neuroscience evidence, associative learning of emotional respo...
Chi-Yung Yau, Kevin Burn, Stefan Wermter
SBACPAD
2008
IEEE
249views Hardware» more  SBACPAD 2008»
16 years 24 days ago
Processing Neocognitron of Face Recognition on High Performance Environment Based on GPU with CUDA Architecture
This work presents an implementation of Neocognitron Neural Network, using a high performance computing architecture based on GPU (Graphics Processing Unit). Neocognitron is an ar...
Gustavo Poli, José Hiroki Saito, Joã...
DATE
2006
IEEE
100views Hardware» more  DATE 2006»
16 years 14 days ago
Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh
NoC architectures can be adopted to support general communications among multiple IPs over multi-processor Systems on Chip (SoCs). In this work we illustrate the modeling and simu...
Luciano Bononi, Nicola Concer
IEEEPACT
2006
IEEE
16 years 13 days ago
Core architecture optimization for heterogeneous chip multiprocessors
Previous studies have demonstrated the advantages of single-ISA heterogeneous multi-core architectures for power and performance. However, none of those studies examined how to de...
Rakesh Kumar, Dean M. Tullsen, Norman P. Jouppi